Facebook
From Coral Owl, 1 Year ago, written in Plain Text.
Embed
Download Paste or View Raw
Hits: 109
  1. 02:00.0 Parallel controller [0701]: MosChip Semiconductor Technology Ltd. MCS9900 Multi-I/O Controller [9710:9900] (prog-if 03 [IEEE1284])
  2.         Subsystem: Asix Electronics Corporation (Wrong ID) MCS9900 Multi-I/O Controller [a000:2000]
  3.         Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-
  4.         Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
  5.         Latency: 0, Cache Line Size: 4 bytes
  6.         Interrupt: pin A routed to IRQ 5
  7.         NUMA node: 0
  8.         Region 0: I/O ports at df00 [size=8]
  9.         Region 1: I/O ports at de00 [size=8]
  10.         Region 2: Memory at fdcff000 (32-bit, non-prefetchable) [size=4K]
  11.         Region 5: Memory at fdcfe000 (32-bit, non-prefetchable) [size=4K]
  12.         Capabilities: [50] MSI: Enable- Count=1/1 Maskable- 64bit+
  13.                 Address: 0000000000000000  Data: 0000
  14.         Capabilities: [78] Power Management version 3
  15.                 Flags: PMEClk- DSI- D1- D2- AuxCurrent=375mA PME(D0-,D1-,D2-,D3hot+,D3cold+)
  16.                 Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-
  17.         Capabilities: [80] Express (v1) Legacy Endpoint, MSI 00
  18.                 DevCap: MaxPayload 512 bytes, PhantFunc 0, Latency L0s <1us, L1 <2us
  19.                         ExtTag- AttnBtn- AttnInd- PwrInd- RBE+ FLReset-
  20.                 DevCtl: CorrErr- NonFatalErr- FatalErr- UnsupReq-
  21.                         RlxdOrd+ ExtTag- PhantFunc- AuxPwr- NoSnoop+
  22.                         MaxPayload 128 bytes, MaxReadReq 512 bytes
  23.                 DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReq+ AuxPwr- TransPend-
  24.                 LnkCap: Port #1, Speed 2.5GT/s, Width x1, ASPM L0s L1, Exit Latency L0s <64ns, L1 <1us
  25.                         ClockPM+ Surprise- LLActRep- BwNot- ASPMOptComp-
  26.                 LnkCtl: ASPM Disabled; RCB 64 bytes, Disabled- CommClk-
  27.                         ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
  28.                 LnkSta: Speed 2.5GT/s (ok), Width x1 (ok)
  29.                         TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-
  30.         Capabilities: [100 v1] Virtual Channel
  31.                 Caps:   LPEVC=0 RefClk=100ns PATEntryBits=1
  32.                 Arb:    Fixed- WRR32- WRR64- WRR128-
  33.                 Ctrl:   ArbSelect=Fixed
  34.                 Status: InProgress-
  35.                 VC0:    Caps:   PATOffset=00 MaxTimeSlots=1 RejSnoopTrans-
  36.                         Arb:    Fixed- WRR32- WRR64- WRR128- TWRR128- WRR256-
  37.                         Ctrl:   Enable+ ID=0 ArbSelect=Fixed TC/VC=ff
  38.                         Status: NegoPending- InProgress-
  39.                 VC1:    Caps:   PATOffset=00 MaxTimeSlots=1 RejSnoopTrans-
  40.                         Arb:    Fixed- WRR32- WRR64- WRR128- TWRR128- WRR256-
  41.                         Ctrl:   Enable- ID=0 ArbSelect=Fixed TC/VC=00
  42.                         Status: NegoPending- InProgress-
  43.         Capabilities: [800 v1] Advanced Error Reporting
  44.                 UESta:  DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
  45.                 UEMsk:  DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
  46.                 UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol-
  47.                 CESta:  RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+
  48.                 CEMsk:  RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+
  49.                 AERCap: First Error Pointer: 00, ECRCGenCap- ECRCGenEn- ECRCChkCap- ECRCChkEn-
  50.                         MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap-
  51.                 HeaderLog: 00000000 00000000 00000000 00000000
  52. 00: 10 97 00 99 07 00 10 00 00 03 01 07 01 00 00 00
  53. 10: 01 df 00 00 01 de 00 00 00 f0 cf fd 00 00 00 00
  54. 20: 00 00 00 00 00 e0 cf fd 00 00 00 00 00 a0 00 20
  55. 30: 00 00 00 00 50 00 00 00 00 00 00 00 05 01 00 00
  56.